

Application No.	Applicant(s)	
10/786,867	STENFORT, ROSS	
Examiner	Art Unit	
Linh V. Nauvon	2810	

SEARCHED					
Class	Subclass	Date	Examiner		
341	94	10/15/0h	du		
341	52	10/15/0 h 10/15/6 h 10/15/0n	du du		
34) 326	37-41	10/15/0h	1		
			,		
	 				
	ļ				
	-				
-					

INTERFERENCE SEARCHED					
Class	Subclass	Date	Examiner		
341	94	10/15/04	Lu		
326	41	10/15/0h	l		

SEARCH NOTES (INCLUDING SEARCH STRATEGY)				
	DATE	EXMR		
Vabidate, pattern, hit, Status, clock Cycle, FPGA, ASIC	10/14/04	L		
Cycle, FPGA, ASIC output, duter, frequery Stulies, logic State	while	L		
·				